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Abstract—Existing control schemes for a single-phase ac-to-dc converter with active power-
decoupling function typically involve a dedicated power-decoupling controller. However, due to the 
highly coupled and nonlinear nature of the single-phase system, the design of the power-decoupling 
controller based on the conventional linear control techniques is cumbersome, and the control 
structure is complicated. Additionally, with the power-decoupling control, it is generally difficult to 
achieve satisfied dynamic responses and robust circuit operation. Following a recently proposed 
automatic-power-decoupling control scheme, this paper proposes a nonlinear control method that can 
achieve enhanced dynamic responses and strong disturbance rejection performance without the need 
for a dedicated power-decoupling controller. The proposed controller has a simple structure, of which 
the design is straightforward. In addition, the control method is generally applicable to single-phase 
ac-to-dc systems with active power-decoupling function. Simulation and experimental results validate 
the feasibility of the proposed control method on a two-switch buck-boost PFC rectifier prototype. 
Index Terms—Automatic power decoupling control, single-phase ac-to-dc converters, power 
decoupling.  
I. INTRODUCTION 
In single-phase ac-to-dc power conversion systems, a ripple power at double line frequency is inherently 
injected from the ac side to the dc side [1]–[3]. To maintain a stable dc side voltage without low-frequency 
fluctuation, the ripple power must be properly buffered using an energy storage. The conventional passive 
power-buffering method, e.g., by directly paralleling an electrolytic capacitor (E-cap) to the dc side, is easy 
to apply. Due to the requirement of using E-caps, such a method has the well-known issues of degrading the 
system’s performance on reliability, cost and power density [4]–[6]. The active power-buffering (or active 
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power-decoupling) methods, on the other hand, can effectively reduce the capacitance needed for ripple-
power buffering [7]–[10]. It offers the opportunity to employ non-electrolytic capacitor (non-E-caps) with 
long lifetime (e.g. film capacitors) in the circuit in lieu of E-caps. The basic idea with these methods is to 
employ a power-decoupling circuitry to divert the ripple power into an extra energy storage component, e.g., 
a capacitor that has a large voltage fluctuation, such that only a small capacitance is required to handle the 
ripple power. It has been shown in [11]–[17] that through systematic component integration, it is possible to 
achieve active power decoupling of the single-phase ac-to-dc system without adding any extra passive/active 
devices and circuit. Thus, low system’s cost, high power density, and high energy efficiency can be achieved. 
On the other hand, the performance of such single-phase systems with active power-decoupling function 
also depends on the controller design. A dual voltage control strategy is often adopted for the control, where 
one loop is responsible for direct ac-side power control, and the other loop is for direct ripple-power-
decoupling control [18]. The need for direct ripple-power-decoupling control inherently leads to three major 
issues: (i) high computational and/or control complexity that mandates expensive controller, (ii) inaccuracy 
or incapability of ripple-power compensation, especially during transient and disturbed (e.g. with unknown 
frequencies) situations, and (iii) difficulty in system response prediction and effective compensator designs. 
Due to these limitations, a low-cost and high-performance single-phase system with power decoupling 
function is still unavailable. Advancement in this aspect has recently been reported in [19], [20], which 
describe a new control strategy that directly controls the ac and the dc side power without the need of a 
dedicated power-decoupling controller. With this strategy, the ripple power will be automatically transferred 
to the power-buffering capacitor without any control effort. However, as will be discussed in Section II, the 
existing control structure of an automatic-power-decoupling control and its design is still complicated. 
Moreover, the closed-loop system is still susceptible to various disturbances, due to the internal coupling of 
the ac, the dc and the ripple powers within the system. 
In this paper, an enhanced automatic-power-decoupling control is proposed. The proposed controller is 
easy to apply, and its design methodology is simple. In addition, the closed-loop system with the proposed 
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control exhibits improved dynamic responses and strong disturbance rejection performance. In Section II, an 
analysis of the existing active power decoupling control strategies based on a generic three-port circuit model 
is provided. In Section III, the basic principles of the proposed enhanced automatic-power-decoupling control 
are explained. The control is applied to a recently proposed two-switch buck-boost PFC rectifier [19] as an 
illustrative example. Finally, in Section V, the feasibility and strengths of the proposed control over existing 
control methods are examined by simulations and experiments, including (i) steady-state tests with 
ideal/peak-clipped ac input voltage, (ii) transient tests with a step change of the input voltage, the reference 
of the output voltage and the load, and (iii) start-up and shut-down tests.  
II. CONTROL ANALYSIS OF SINGLE-PHASE SYSTEM WITH ACTIVE POWER-DECOUPLING FUNCTION 
 
Fig. 1. A generic three-port model for a single-phase system with active power-decoupling function. 
Fig. 1 illustrates a generic three-port model for a single-phase system with active power-decoupling 
function, where the ac- and dc- ports are respectively interfaced to an ac source/load and a dc load/source, 
and the ripple-port is connected to an energy storage device, e.g. a capacitor Cf. The basic function of the 
system is to achieve (i) power conversion between the ac and the dc ports, and (ii) ripple-power buffering 
through the ripple port, such that the dc port voltage vdc is constant without low-frequency voltage fluctuation.  
A. Control Strategies  
According to energy conservation principle and with reference to Fig. 1, one yields  
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where pac, pdc, and pf are respectively the instantaneous powers at the ac, the dc, and the ripple ports, and they 
are controllable through the switching action of the internal active switches. pinternal represents all the power 
losses and small reactive power (e.g. produced by the internal inductors and/or capacitors) from within the 
system.  
Equation (1) indicates that the power at any port is inherently determined by that of the other two. Therefore, 
only two out of the three port-power terms need to be controlled. Correspondingly, there are three possible 
control strategies for regulating the three-port system: 
Strategy A: direct control of ac- and ripple-port power; 
Strategy B: direct control of dc- and ripple-port power; 
Strategy C: direct control of ac- and dc-port power.  
Since Strategy A and Strategy B involve direct control of the ripple-port power, they are referred to as 
direct-power-decoupling (DPD) control hereinafter. On the other hand, no dedicated ripple-port power 
control is required with Strategy C. Therefore, Strategy C is referred to as automatic-power-decoupling (APD) 
control hereinafter. 
Theoretically, the three control strategies are equivalent and can achieve the same steady-state and transient 
performances if the reference at the associated ports can be precisely generated and tracked. Fig. 2(a) and (b) 
depict the typical control block diagrams for DPD (with Strategy A) and APD (with Strategy C) control, 
respectively. In Fig. 2 (a), pac and pf are controlled via the control of iac and vf through the control inputs dg 
and df, respectively, where dg and df are the duty cycles of the active switches of the three-port system. The 
reference of iac, i.e., iac*, is generated by an outer voltage loop, where the dc portion of vdc, i.e., vdc0, is 
controlled. The reference of vf can be generated either by an open-loop calculation or a closed-loop control 
of vdcr (i.e., the ripple portion of vdc). Note that other state variables can also be used to achieve the required 
port-power control. For example, the current through Cf is another common selection for regulating pf, as 
shown in Fig. 2(a). 
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On the other hand, with Strategy C, pac and pdc are directly controlled as shown in Fig. 2(b). The control of 
iac is similar to that shown in Fig. 2(a), except that iac* is generated by an outer voltage loop regulating the dc 
portion of vf, i.e., vf0. Also, a single-loop control is employed for controlling vdc (through the control input dv) 
without an outer reference-generation loop, since the reference of vdc is typically predetermined.   
B. Reference Generation at the Ripple-Port 
 
(a)                            (b) 
Fig. 2. Typical control block diagrams of (a) direct-power-decoupling control (Strategy A) and (b) automatic-power-decoupling 
control (Strategy C). 
As mentioned, there are two methods to generate the reference at the ripple port: open-loop calculation 
method and closed-loop feedback control method. The open-loop method is based on instantaneous power 
analysis. According to (1), the ripple-port power which needs to be buffered can be expressed as 
            (2) 
Ideally, if (i) the power losses and reactive power within the system are zero, i.e., pinternal = 0, and (ii) the 
ac-port voltage and current waveforms are pure sinusoidal, i.e.,  
             (3) 
             (4) 
where VAC and IAC are the magnitude of the ac voltage and current, respectively, and θ is the power angle.Then, 
pac can be determined as 
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Clearly, a double-line-frequency ripple power is injected from the ac port besides a dc power component. 
By assuming that pdc is constant and according to (2), one yields 
                (6) 
              (7) 
Based on (7), the voltage reference at the ripple-port, i.e., vf*, can be directly calculated as [17] 
               (8) 
where K is a constant that determines the dc value of vf* and the polarity is dependent on the specific circuit 
topology. 
It should be emphasized that the system parameters (e.g. Cf) cannot be easily controlled in a mass 
production due to manufacturing tolerance and aging effect. In addition, a practical system is always non-
ideal (e.g. vac might contain background harmonics, pdc might be time-varying according to the loading 
conditions, and pinternal ≠ 0 due to the power losses). The true ripple power that needs to be buffered can be 
more complex than (7). Accurate prediction of pf is hence impractical and even impossible. Due to the above 
reasons, DPD control based on open-loop reference generation is known to be less effective for achieving 
satisfactory power-decoupling performance [9], [17], [21]. 
On the other hand, closed-loop reference-generation methods are often employed to improve the accuracy 
of the ripple-port reference generation. As shown in Fig. 2(a), the reference is generated through a feedback 
mechanism such that vdcr = 0 (i.e., vdc is constant). The closed-loop reference-generation methods are more 
effective than the open-loop solution in the sense that (i) the exact values of the system parameters are not 
needed, and (ii) the reference generation is more adaptive to internal and external disturbances. Nevertheless, 
precise generation of vf* is still challenging. On the one hand, vf*  is directly dependent on the outer loop 
compensator (i.e., Grv (s) in Fig. 2 (a)), which is a design choice [17]. For instance, multiple-proportional-
resonant (MPR) compensators (or repetitive controllers) with resonant poles at multiples of line frequency 
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are often chosen for Grv (s). However, the number of resonant poles that can be implemented is practically 
limited by the computational capability of the digital controller used in the design. On the other hand, the 
gain of MPR compensators is only significant at discrete frequencies (i.e., multiples of line frequency). In 
the presence of a general form of disturbances (e.g. disturbances with unknown frequencies, transient 
disturbances during voltage sag/swell, a step change of the load), MPR compensators will be less effective 
for generating a proper reference signal for vf*.  
In contrast to DPD control, the APD control does not require reference generation at the ripple port. For 
this reason, one may conclude that: 
(i) the structure of APD control is simpler than the DPD control, due to the elimination of a dedicated 
reference generation loop, and  
(ii) the performance of APD control is potentially more robust than that with the DPD control. This is 
because vdc is directly controlled with APD method, while it is indirectly controlled by the ac and the ripple 
port with DPD method, where precise reference generation at the ripple port is difficult. 
C. System Modeling and Compensator Designs 
 
Fig. 3. Three-port configuration with Lac and Cdc at the ac and the dc port. 
Besides reference generation, accurate reference tracking is also crucial to the performance of the single-
phase system. Consider the three-port configuration illustrated in Fig. 3, where the ac and the dc port are 
respectively connected to an ac voltage source vac and a dc sink idc through an interfacing inductor Lac and a 
capacitor Cdc. The state-space equation of the three-port system can be expressed as 
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          (9) 
which can be written in a simple form as 
              (10) 
In (10), the topology-specific matrixes A and B represent the effect of the control inputs (e.g. dg, df and/or 
dv), and are not necessarily diagonal matrixes. Therefore, the three-port system illustrated in Fig. 3 can be 
highly coupled (between the state variables and between the control inputs) and nonlinear (due to the product 
operation of the matrix A, B with X). The same conclusion also holds for other three-port configurations. 
To facilitate the compensator design, the coupled and non-linear three-port system is often considered as 
two decoupled subsystems [17], [18]. For instance, (11) and (12) are often adopted to approximate (9) for 
compensator design in the DPD control (Strategy A). 
          (11) 
          (12) 
where the dynamics of the ac port (i.e., iac) is only related to vdc0, and the dynamics of ripple port (i.e., vf) is 
only related to vdcr. Small-signal analysis is then carried out over the approximated circuit model, and the 
plant transfer functions (e.g. Ggi(s), Giv(s), Gfv(s), and Gfr(s) in Fig. 2 (a)) are obtained. Based on specific 
bandwidth and stability requirements, the associated inner-loop compensators (e.g. Gci(s) and Gcf(s) in Fig. 
2(a)) are then designed. A similar system modeling and compensator design approach also apply to existing 
APD control (e.g. for designing Gci(s) and Gcv(s) in Fig. 2 (b)). 
One major limitation with the above compensator design approach is that the system is susceptible to 
disturbances since the inherent coupling among the three ports are neglected based on the model of (11) and 
(12). To ensure good reference tracking and effective disturbance rejection, MPR (or repetitive) 
compensators are employed as the inner loop compensators in the existing control solutions. Similar to the 
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outer loop MPR compensator design for ripple-port reference generation in Fig. 2(a), the effectiveness of the 
MPR controllers for reference tracking are determined by the computational capability of the digital 
controller used and by the nature of the system disturbances.  
III. PROPOSED ENHANCED AUTOMATIC POWER-DECOUPLING CONTROL 
In this section, the proposed enhanced control method based on APD control (Strategy C) such that (i) no 
MPR (or repetitive) compensators are utilized, and (ii) a robust and intuitive controller design can be easily 
attained, is described. The proposed control method is general and applicable to any single-phase system that 
has an active power-decoupling function. 
A. Basic Principle 
As mentioned in Section II, vf is not a direct control variable with the control Strategy C. Additionally, the 
dynamics of vf is automatically determined by that of iac and vdc. Therefore, vf is redundant and can be 
disregarded during the system modeling process. In particular, (9) can be simplified as 
         (13) 
where only the dynamics at the ac port (i.e., iac) and that at the dc port (i.e., vdc), are described. Unlike the 
existing system model represented by (11) and (12), the model represented by (13) retains all the coupling 
factors and nonlinearities of the system and is a more accurate representation of the three-port system. 
Notice that (13) can be re-arranged as 
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Equation (14) describes two decoupled, first-order linear systems, if uA and uB are treated as two new and 
mutually independent control inputs for regulating iac and vdc, respectively. As the system model now 
becomes two first-order subsystems, the design of the associated compensator is easy and straightforward. 
Simple proportional-integral (PI) compensator or even proportional (P) compensator can be utilized to 
achieve the desired reference tracking performance. Additionally, since the dynamics at the ac and the dc 
port are now decoupled, the system compensators can be individually designed and the dynamic response of 
the system can be easily predicted. 
In this paper, the system controller that is designed based on the circuit modeling approach given by (14) 
is referred to as enhanced automatic-power-decoupling (E-APD) control. 
B. Controller Design Example for a Two-Switch Buck-Boost PFC Rectifier 
 
Fig. 4. Circuit topologies of a two-switch buck-boost PFC rectifier [19]. 
In this subsection, the design of the proposed controller is demonstrated on a recently reported two-switch 
buck-boost PFC rectifier (See Fig. 4) [19]. The rectifier incorporates only two active switches SA and SB, one 
inductor L (for controlling the power at the ac port), one small power-buffering capacitor Cf  (for power 
decoupling at the ripple port) and one small output capacitor Cdc (for filtering the switching ripples at the dc 
port). The circuit can be perceived as an integration of a conventional buck-boost PFC rectifier and an active 
power-decoupling circuit. It is an interesting circuit topology for control design illustration as it contains the 
minimum number of active switches used among all existing single-phase solutions that have a power-
decoupling function. 
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1) System Modeling 
The operating states of the rectifier are illustrated in Fig. 5, where a continuous-conduction-mode of 
operation is assumed, and the effect of the front-end EMI filter is neglected. The diode Dr in Fig. 5 is an 
equivalent representation of the front-end diode bridge in Fig. 4. The rectifier has four operating states. State 
1 and State 2 are identical to that of the conventional buck-boost converter, and Cf is not involved in the 
circuit operation. In State 3 and State 4, Cf is a part of the power flow path and can either store (i.e., Cf is 
charged by the inductor current iL in State 3) or release (i.e., Cf is discharged by iL in State 4) energy. 
Therefore, active power decoupling can be achieved by properly controlling the duration of State 3 and State 
4. 
 
 
Fig. 5. Equivalent circuits of the two-switch buck-boost PFC rectifier during State 1–State 4. 
According to Fig. 5, the state-space-averaged equations of the rectifier over one switching period Ts can be 
expressed as [19] 
          (16) 
where dA and dB are the duty cycles of the switches SA and SB, respectively. As compared to the state-space 
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variable. The reason is that the ac port is not directly connected to an inductor as that shown in Fig. 3, and 
the measurement of the averaged ac-port current requires additional design efforts. Notice that iL can be used 
to control the averaged ac port current/power. Hence, iL is chosen as the ac port state variable for control 
convenience. In particular, the averaged inductor current iL over Ts can be derived as   
            (17)  
One operating constraint of the rectifier is  
            (18) 
Therefore, the safe turn on/off of the diodes Dr and DB during the operation can be ensured.  
As mentioned, the dynamics of vf is redundant with E-APD control. Thus, (16) can be simplified as  
        (19) 
With reference to (14) and considering a fixed resistive load Ro that is connected to the output, i.e.,  
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then (19) can be rearranged as  
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Solution of (22) yields 
           (23) 
Equation (21) describes two decoupled, first-order and linear systems, where iL and vdc can be individually 
controlled by uA and uB. In many cases where the load is constantly changing or is not necessarily resistive, 
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the system model described by (21) is invalid. In these scenarios, feedback linearization based on idc may be 
directly employed, and the new control inputs can be selected as 
         (24) 
Thus,  
           (25) 
Combination of (19) and (25) leads to  
           (26) 
which describes another first-order linear system controlled by uA and uB’. Compared to (23), one additional 
current sensor for measuring idc is needed in (25) for obtaining dA and dB. Since the focus of this subsection 
is to demonstrate how to decouple the dynamics of the three-port system and how to design the system 
compensators, only a fixed resistive load of Ro is considered here. 
2) System Compensators Design 
 
Fig. 6. Control diagrams of the enhanced automatic-power-decoupling-control for the two-switch buck-boost PFC rectifier. 
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Fig. 7. The simplified control block diagrams of Fig. 6. 
Fig. 6 shows the control block diagram for the two-switch buck-boost PFC rectifier based on E-APD 
control, where iL and vdc are the direct control outputs. The two control inputs, uA and uB, are firstly obtained 
from two compensators, i.e., Gci(s) and Gcv(s) respectively. Based on (23), they are then transformed into the 
duty cycles dA and dB. It should be noticed that three voltage sensors (for measuring vac, vf, and vdc) and one 
current sensor (for measuring iL) are needed to complete the E-APD control. The number of sensors used is 
the same as that for the existing DPD and APD control (see Fig. 2 (a) and (b)). A simplified closed-loop 
diagram of Fig. 6 can be depicted in Fig. 7 with reference to the system model of (21). 
Let 
              (27) 
and set  
              (28) 
              (29) 
where τv is a time constant. Then, the loop gain of the dc voltage regulation loop is equal to 
              (30) 
Then the closed-loop transfer function becomes 
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             (31) 
Equation (31) suggests that, if kpv and kiv in the PI compensator Gcv (s) are chosen based on (28) and (29), 
the response of vdc to vdc* will be based on a first-order transfer function, of which time constant τv is a design 
choice. τv should be small enough to enable fast reference tracking but sufficiently large such that 1/τv, i.e., 
the bandwidth of the closed-loop control system is relatively smaller than the switching frequency of the 
single-phase system. For instance, τv can be selected as in the range of 2Ts−10Ts. It is noticed that no complex 
MPR compensators are needed in the dc voltage control loop. Additionally, the relationship of vdc to uB is 
straightforward. 
The design of the inductor current compensator Gci(s) follows a similar design procedure. 
Let 
             (32) 
where τi is its time constant. Then the loop gain of the inductor current regulation loop has the form of ℓ(s) = 
1/(τis), and the closed-loop transfer function becomes  
             (33) 
Equation (33) indicates that the response of iL to iL* again follows a first-order transfer function form whose 
time constant is τi. The design of τi is similar to that of τv. Again, no MPR compensators are used in the 
inductor current control loop and the response of iL to uA is straightforward. 
Note that practical circuit parameters such as Ro, Cdc, and L might not be precisely known. However, this 
is not a major issue to the operation of the rectifier, since only the dynamic responses of vdc and iL are slightly 
altered. For instance, if the actual inductor has an inductance of L’, and the compensator is designed from 
(32) assuming an inductance of L, then following Fig. 7, one can easily conclude that the equivalent time 
constant τi’=(L’/L)τi. It implies that the minimum bandwidth of the iL loop is 0.9 times of the original design 
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assuming an inductance tolerance of 10%. Therefore, the inductor current loop is still fast enough for tracking 
a relatively slow current reference as indicated by (17).  
IV. SIMULATION AND EXPERIMENTS 
A. Simulation Verification 
Simulation studies are conducted on the two-switch buck-boost PFC rectifier using PSIM. The detailed 
circuit and control parameters of the rectifier are listed in Table I (where the E-APD compensators are 
designed based on Ro=100 Ω, while the compensators for DPD and APD control are manually tuned to 
achieve similar steady-state performance to that with E-APD control). A slight modification is made in the 
simulation for the reference generation of iL (as shown in Fig. 8), where direct feedforward of idc is adopted, 
as opposed to the method described in Fig. 6. The feedforward term allows a more thorough comparison of 
the three control methods under load-change scenarios. The performance of the E-APD compensators, which 
are designed based on a fixed resistive load of Ro, can also be examined. 
Table I. Key Simulation and Experiment Parameters. 
Parameters Values Parameters Values  Main Control Parameters 
Rated power Po 100 W Line frequency 60 Hz 
DPD 
control 
 
RMS AC voltage 110 V EMI filter cut-off frequency 1.2 kHz 
 
dc output voltage vdc 30－100 V 
Switching 
frequency Ts 
25 kHz 
Output capacitor Cdc 10 μF/ 150 V Inductor L 2.5 mH 
APD 
control 
 
Power-buffering 
capacitor Cf 
20 μF/ 450 V (500V film capacitor) 
Diode bridge UF5404-E3/54 (Vishay Semiconductor) 
VRRM : 400 V, IF : 3 
A 
VF : 1.0 V, Trr = 50 
ns 
Diode DA 
SCS206AGC 
(Rohm Semiconductor) 
VRRM : 650 V, IF : 6 
A 
VF : 1.35 V, Trr = 0 
ns E-APD control 
τi = 2 Ts = 80 µs 
SA and SB 
AOT20S60L 
(Alpha & Omega 
Semiconductor Inc.) 
VDS : 600 V, RDS 
(ON) : 0.199 Ω 
Tr : 32 ns, Tf : 30 ns 
τv = 10 Ts =  400 µs 
 
( )
( )22
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Fig. 8. Generation of the inductor current reference iL* with direct idc feedforward. 
The steady-state performance of the rectifier with DPD, APD, and E-APD control are illustrated in Fig. 9 
(a)‒(c), respectively. In the simulation, vac is initially sinusoidal at t=0 s, and the load is fixed at Ro. As the 
voltage waveforms of commercial power lines are often clipped, to test the performance of the rectifier under 
this condition, the peak of vac is clipped at t=0.1 s with a crest factor of 1.2. At t=0.2 s, vac is reverted back to 
a sinusoidal waveform, but the load is augmented with an additional ac sink (pulsating at 40 Hz with an 
amplitude of 0.2 A). Based on the simulation results, it can be observed that the three control methods achieve 
similar steady-state performance before t=0.2 s (in terms of the THD of iac and the output voltage ripple ∆vdc), 
despite the change of the line voltage profile. Theses are expected results since the system disturbances, 
including the background harmonics in vac and the varying ripple-port voltage vf, are ac components 
oscillating at multiples of the line frequency. The use of MPR compensators ensures accurate reference 
generation at the ripple-port for the DPD control, and precise reference tracking for the DPD and APD 
control. Meanwhile, the E-APD control achieves similar performance due to its inherent disturbance rejection 
capability. Nonetheless, when the system disturbance is not oscillating at multiples of the line frequency (i.e., 
after t=0.2 s), vdc exhibits significant voltage fluctuation (∆vdc=30.4V) with DPD control and the system 
performance becomes poor. The reason is that  MPR compensator is less effective for reference generation 
at the ripple port to compensate the random disturbance. In contrast, the system performance with APD 
control (without the need for reference generation at the ripple port) and E-APD control are much better 
(∆vdc=6.69 V and ∆vdc=4.93 V, respectively) and are comparable to those before t=0.2 s. The results clearly 
demonstrate the robustness of the APD control over the conventional DPD control approach. A closer  
Gvf(s)
PLL
Notch
iL*
vf
vac
idc (direct feed-forward)
iac*IAC
*
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Fig. 9. Simulated operating waveforms of the two-switch buck-boost PFC rectifier under periodic input/output disturbances with 
(a) DPD control, (b) APD control, and (c) E-APD control. 
examination of idc shows that the E-APD control achieves a slightly better performance than the APD control 
(the ac component in idc is slightly distorted in Fig. 9 (b) while it is almost sinusoidal in Fig. 9 (c)).  This is 
because the use of MPR compensators may not achieve satisfied reference tracking performance in the 
presence of a random disturbance. Recall that the compensators for the E-APD control are designed based 
on a fixed Ro. Fig. 9 (c) confirms that the performance of the rectifier with E-APD control is not degraded 
even with a varying load. 
Next, the dynamic response of the rectifier is examined with the dc voltage reference being step changed 
between 100 V and 43 V. At a load of 100 Ω, the output power is changed between 100% (100 W) and 20% 
(20 W). It can be seen from Fig. 10 (a) and (b) that the use of DPD and APD control leads to a substantially 
delayed and disturbed step response of vdc. The reason is that a step change of the output power causes a step-
ripple-power disturbance. Precise reference generation at the ripple-port and accurate reference tracking with 
MPR compensators become more challenging as compared to those at the steady state. In contrast, with the 
proposed E-APD control, vdc follows a first-order transfer function with a settling time of around 2 ms, i.e., 
5τv. This is expected with reference to the design method described in III-B. The buffering of the step-ripple-
power disturbance is reflected by the sudden overshoot/undershoot of vf right after the step-change instant at 
t=0.1 s and at t=0.2 s, respectively. 
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(c) 
Fig. 10. Simulated operating waveforms of the two-switch buck-boost PFC rectifier with a step change of the dc voltage reference 
with (a) DPD control, (b) APD control, and (c) E-APD control. 
B. Experimental Verification 
Experiments are also conducted on a two-switch buck-boost PFC rectifier prototype with the proposed E-
APD control. The reference of iL is generated based on Fig. 6. A fixed resistive load Ro is used to proof the 
concept of the proposed E-APD control, which is implemented by a low-cost DSP microcontroller (Model 
No.: F28069). The key parameters of the system are also listed in Table I. A KIKUSUI PCR1000LE ac power 
supply is used to emulate the ac grid with a minimum crest factor of 1.2. 
Fig. 11 illustrates the steady-state waveforms of the rectifier supplied by a pure sinusoidal ac voltage source. 
It can be seen that iac is sinusoidal and in phase with vac. Meanwhile, vdc is precisely regulated at 100 V with 
a peak-to-peak voltage ripple of merely 5 V (i.e., 5% of vdc). Additionally, vf is pulsating at double-line 
frequency indicating that a periodic ripple power is being buffered. These steady-state waveforms are 
comparable to those shown in Fig. 9(c) before 0.1 s. The measured THD of the input current is 3.6%, and the 
measured PF is 0.99. 
The peak of vac is then clipped with a crest factor of 1.2. vac hence contains rich line-frequency-harmonic 
components. As shown in Fig. 12, vdc is still tightly regulated with the same ripple-voltage performance. The 
slight distortion in iac is due to the disturbance in iL* generation since the notch filter (see Fig. 6) is incapable 
of removing all the high-order components in vf caused by the clipped vac. The measured THD is 18.6% and 
the PF is 0.94. The performance of iac may be improved with a more accurate dc-extraction algorithm, such 
as employing a moving average filter or the method proposed in [22]. Another observation from Fig. 12 is 
that vf is less symmetrical as compared to that in Fig. 11. The reason is that Cf needs to buffer high-frequency 
ripple power components that are induced by the input voltage harmonics, besides the double-line frequency 
ripple power indicated by (5). 
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Fig. 11. Steady-state operating waveforms of the two-switch buck-boost PFC rectifier with sinusoidal ac voltage input (crest 
factor=1.414).  
 
Fig. 12. Steady-state operating waveforms of the two-switch buck-boost PFC rectifier with peak-clipped ac voltage input (crest 
factor=1.2). 
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Fig. 13. Transient waveforms of the two-switch buck-boost PFC rectifier with vdc* (a) steps up from 43 V to 100 V and (b) steps 
down from 100 V to 43 V. 
To examine the dynamic performance of the E-APD control, transient tests of input/output voltage change 
are performed. Fig. 13 illustrates the time response of the rectifier to a step change of vdc* (between 100 V to 
43 V). The waveforms are comparable to those shown in Fig. 10 (c), where vdc reaches its steady state within 
2 ms (5τv). Fig. 14 illustrates the dynamic behavior of the rectifier in the event of a sudden ac voltage sag/swell 
(of 20% of the rated value) and voltage clipping. Due to the automatic-power-decoupling capability and the 
robustness of the E-APD control, vdc is almost immune to the line voltage variation in all three cases. 
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Fig. 14. Dynamic waveforms of the two-switch buck-boost PFC rectifier with input voltage vac (a) sag (20% of vac_rated) (b) swell 
(20% of vac_rated), and (c) peak clipped (crest factor=1.2). 
The E-APD control can also improve the system’s start-up and shut-down performances. Fig. 15(a) shows 
the waveforms of the rectifier, which is directly started up from 0 to the rated power without any soft-start 
process. The small reactive current of iac before the start-up is introduced by the front-end EMI filter. Due to 
the fast time response of rectifier, vdc quickly settles to the steady-state value within one line cycle. The initial 
undershoot/overshoot in vdc is caused by the relatively low voltage level of vf during the start-up since (18) 
must be satisfied before the rectifier can operate normally. In contrast, the start-up waveforms with DPD 
control is rarely discussed in the prior arts. In [19], the start-up performance with APD control is simulated 
for the two-switch buck-boost rectifier. It takes more than 9 line cycles to reach the steady state. In [23], 
another single-phase system with APD control takes about 15 line cycles to complete the start-up process, 
during which significant voltage variation of vdc are observed. 
Finally, the shut-down waveforms of the rectifier are illustrated in Fig. 15 (b). The rectifier is shown to be 
capable of providing additional power hold-up function (i.e., vdc remains regulated after the input voltage is 
turned off) for approximately 5.6 ms (34% of the line cycle). The continued regulation of vdc is feasible 
because the dynamics of vdc is still governed by (21) and can still be actively controlled by uA. The energy 
stored in Cf is then used to supply the required load power. Once vf is discharged below 100 V, vdc cannot 
remain at 100 V and will drop together with vf, since (18) must be satisfied (where =0). Clearly, the holdup 
time of the rectifier is simultaneously dependent on the energy stored in Cf at the shut-down instant, pdc, and 
vdc. The minimum holdup energy Ehd_min provided by Cf can be calculated as  
         (34) 
where vf_min is the minimum voltage of vf before the system shuts down, and thd is the holdup time. Cf can 
then be determined based on the loading condition and the required hold-up time requirement. Such an active-
power-holdup function empowered by the E-APD control is interesting as compared to conventional passive 
acv
( ) ( )2 2_ min _ min 0
1 ,
2
hdt
hd f f dc dcE C v v p t dt= − = ∫
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power-holdup solutions (i.e., simply using a large capacitor to hold up vdc) since the required energy storage 
can be reduced. 
 
(a) 
 
(b) 
Fig. 15. (a) Start-up and (b) shut-down waveforms of the two-switch buck-boost PFC rectifier. 
V. CONCLUSIONS 
This paper firstly presents a systematic overview of the existing control methods for a single-phase ac-to-
dc power converter with active power decoupling function. It is shown that the recently proposed APD 
control possesses a simpler control structure and improved robustness of the closed-loop system toward 
disturbance as compared to that with the conventional DPD control. However, it is found that both APD and 
DPD control suffer from high control/computational complexity and that they give poor dynamic control 
performances and robustness against load and input variations. An enhanced APD (E-APD) control is then 
proposed in this paper and applied to a recently proposed two-switch buck-boost PFC rectifier for illustration. 
Both simulation and experiment results show that with only simple compensators, the rectifier easily achieves 
superior dynamic responses and high robustness against input/load/reference variation. Additionally, the 
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design of the compensator is straightforward and is easily extendable to other single-phase systems that have 
an active power-decoupling function.  
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